

Fig. 1 PRIOR ART

The diagram illustrates a prior art memory system architecture. It features two memory arrays, each consisting of a Memory Cell Array and a Row Decoder Circuit. The system includes an Address Receiving Circuit (7) connected to an Address Latch Circuit (8), which provides an address to X and Y Address Buffer Circuits (9). These buffers output XA and YA signals to the Row Decoder Circuits and Column Decoder Circuits (10). A Command Receiving Circuit (11) receives commands (CSB, RASB, CASB, WEB) and outputs CCS, CRAS, CCAS, and CWE signals to a Command Decoder Circuit (12). The Command Decoder Circuit outputs control signals (YSEL, WAE, WBS, WBST) to the Column Control Circuit (14) and Write Amplifier Circuits (19, 20). The Column Control Circuit also receives YA and XA signals. The Column Decoder Circuits output CSL signals to the Sense Amplifier Circuits (6, 5). The Sense Amplifier Circuits output SENSE signals to the Memory Cell Arrays. The Memory Cell Arrays output data to Data Receiving Circuits (15, 16). The Data Receiving Circuits output CDQ and CDQS signals to a Data Latch Circuit (17). The Data Latch Circuit outputs IDQ to a Write Buffer Circuit (18). The Write Buffer Circuit outputs WBUS to the Write Amplifier Circuits. A Clock Receiving Circuit (13) provides a clock signal (CLK) to the Address Latch Circuit, Command Receiving Circuit, and Column Control Circuit.




Fig. 2 PRIOR ART




Fig. 3 PRIOR ART




Fig. 4
PRIOR ART




Fig. 5 PRIOR ART




Fig. 6 PRIOR ART




Fig. 10




Fig. 9




Fig. 8




Fig. 7

